Design Engineer II

Join to apply for the Lead Verification Engineer role at Cadence

Join to apply for the Lead Verification Engineer role at Cadence

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title : Lead Verification Engineer

Location : Montreal, Ottawa, Toronto

Overview

This is an opportunity to join a dynamic and growing team of experienced engineers developing high-performance physical IP for industry-standard protocols.

The successful candidate will be a highly motivated self-starter who is able to work independently to complete assigned tasks within required project timelines with high quality.

The candidate will primarily be responsible for the verification of digital RTL and development of re-usable verification components and environments.

It is also expected that the candidate will contribute to all aspects of digital verification including flow development, test plan development and execution, functional coverage closure, and code coverage closure.

The ideal candidate will have a fundamental understanding of the end-to-end verification flow in order to accurately and efficiently communicate with all members of the technical staff regarding overall project development progress and status.

The most successful candidates will be able to demonstrate excellent command of fundamental logic principles as well as excellent problem solving and communication skills.

The candidate should be able to work as part of a small and focused team of engineers and be able to collaborate successfully as needed with design teams, verification teams, project management, and digital and analog design teams in multiple worldwide geographies.

The Candidate should be willing to work full time in the Montreal, Quebec, Canada office and be willing to travel as required by job function (expectation is 5% travel or less).

Design IP is growing organization within Cadence and our complete IP portfolio can be found here http : / / ip.cadence.com / ipportfolio / ip-portfolio-overview.

Minimum Experience

• Bachelor of Science in Electrical(EE) / Computer Engineering (CPE) or Computer Science (CSC)
• Understanding of verification architecture and methodologies
• Understanding of Metric Driven Verification
• Understanding of Universal Verification Methodologies
• Understanding of the identification, planning and creation of functional coverage and checks
• Understanding of System Verilog Assertions (SVAs)
• Understanding of digital design flow

Preferred Experience

Cadence is an equal-opportunity employer committed to hiring a diverse workforce.

Due to the nature of the role that requires interaction with other entities globally and with employees and stakeholders in other provinces in Canada, knowledge of the English language is required for this position.

Titre : Concepteur en Vérification Numérique

Localisation : Montreal, Ottawa, Toronto

Description

Cadence Design Systems est à la recherche de candidats d’excellence pour joindre une équipe expérimentée et dynamique d’ingénieurs en charge du développement d’IP au service des standards de l’industrie.

Le candidat sélectionné aura la charge de la vérification de modules numériques RTL et du développement de modules de vérification réutilisables. Le candidat sera aussi amené à contribuer à toutes les phases du processus de vérification : élaboration du plan de vérification, codage des points de couverture, génération de stimuli et analyse de couverture.

Le candidat devra posséder des connaissances de base des méthodes de design et de vérification des composantes numériques.

Le candidat devra être autonome, dynamique et démontrer de très bonnes qualités de communication.

Le groupe de design IP est une équipe multidisciplinaire composée d’ingénieurs provenant de divers sites à travers le monde.

Faisant parti du groupe de vérification, le candidat sera amené à collaborer avec diverses disciplines et phases de la réalisation complète d’IP matériel : design numérique et analogique, design physique, production, etc.

Le groupe de design IP est une organisation grandissante. Le catalogue complet se trouve au site suivant : http : / / ip.cadence.com / ipportfolio / ip-portfolio-overview.

Expérience Minimum

Expérience Recherchée

Cadence est une employeuse qui souscrit à l’égalité des chances et qui s’engage à embaucher une main-d’oeuvre diversifiée.

Puisque ce rôle nécessite que l’employé interagisse avec d’autres entités à l’échelle mondiale ainsi qu’avec des employés et intervenants dans d’autres provinces canadiennes, la connaissance du l’anglais est exigée pour ce poste

We’re doing work that matters. Help us solve what others can’t.

We welcome applications from candidates with disabilities and in equity seeking groups. If you have accessibility needs during the application and interview process, we encourage you to make your needs known.

Seniority level

Seniority level

Mid-Senior level

Employment type

Employment type

Full-time

Job function

Job function

Quality Assurance

Industries

Software Development

Referrals increase your chances of interviewing at Cadence by 2x

Sign in to set job alerts for “Validation Engineer” roles.

Senior Validation and Verification Test Engineer

Silicon Validation Engineer, Electrical and Optical Systems - All Levels

Silicon Validation, Staff Engineer - 9507

Product and Test Engineering Co-Op (7-months)

Senior Manufacturing Test Engineer - Onsite

Software Engineer in Test (Embedded Systems)

Test Automation Developer - Driver & Vehicle Group

Search and GenAI Engineer (Ottawa On-Site)

Co-op Fall 2025 - Analog Verification Engineer

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr