Design Verification Engineer
Based in Vancouver, Canada, this is an opportunity for an experienced Verification Engineer to join one of the world’s leading RISC-V companies.
The Verification Engineer will become part of a worldwide CPU team developing next-generation RISC-V products for applications including 5G, AI and machine learning.
The Verification Engineer will study CPU architecture and microarchitecture implementations and determine the best methods to verify them.
This is a senior role in which the Verification Engineer will be responsible for hands-on verification regression management and debugging, functional verification, code coverage, Formal proofs, and verification reports, and will guide more junior members of the Verification team.
The right candidate for this role will be an experienced IC Verification Engineer with the following :
- A BSc / MSc degree in Computer Engineering or similar
- Proven experience in Hardware Verification, with expertise within SystemVerilog / UVM
- A keen interest to work on RISC-V projects
- Experience working on CPU / GPU Verification
- A great work ethic, eagerness to learn
- Eligibility to work in Canada
Our client offers competitive pay, promotes a very positive work-life’ balance, and offers a great place to learn a variety of valuable skill sets within the industry.
There is huge room for professional growth while they are expanding, through skill sets and promotions.
Apply today! Contact Caroline Pye.
Senior Design Verification Engineer
ASIC/FPGA verification including writing verification test plans, verification environment development behavioral model development and test case writing. Senior UVM Verification Designer anywhere in United States and/or Canada. Experienced verification lead with proven ability to plan and execute c...
RISC-V Design Verification Engineer (Intermediate-Staff)
Identify and resolve engineering issues ranging from functional verification, code coverage, Formal proofs, verification reports. Andes is a rapidly growing organization, and you will work with a team of experienced architects, designers and DV engineers for building next-generation of RISC-V CPUs. ...
Senior Design Verification Engineer
Experience in pre-silicon RTL Verification /IP Verification / SOC verification Strong knowledge of System Verilog and working knowledge of recent verification methodologies (UVM). Domain expertise in one or more of the following areas System-on-a-chip verification with multiple CPUs and fixed functi...
Design Verification Engineer
Interested about transforming the world? THE PERSON: Creative innovator and thinker who loves technical problems and detail-oriented tasks Exhibits relentless commitment to help the team meet quality and development goals on schedule Drives to learn and perform at his or her highest potential in a t...
Design Verification Engineer
This is a senior role in which the Verification Engineer will be responsible for hands-on verification regression management and debugging, functional verification, code coverage, Formal proofs, and verification reports, and will guide more junior members of the Verification team. Based in Vancouver...
Senior Memory Subsystem Design Verification Engineer
THE PERSON: Are you looking to take on and tackle advanced engineering challenges? We are looking for open minded, flexible, innovative, and creative Engineers looking to join a new team to develop an end to end verification solution from IP/subsystem verification through advanced technics, includin...
Design Verification Engineer
This is a senior role in which the Verification Engineer will be responsible for hands-on verification regression management and debugging, functional verification, code coverage, Formal proofs, and verification reports, and will guide more junior members of the Verification team. Based in Vancouver...
PCIe Design Verification Engineer
AMD together we advance_ THE ROLE: AMD is looking for an experienced Design Verification Engineer willing to take on the challenge of verifying a part of the PCIe Controller Design. KEY RESPONSIBILITIES: Work with high-speed, low power digital circuit designs from definition to implementation Verifi...
Design Verification Engineer
This is a senior role in which the Verification Engineer will be responsible for hands-on verification regression management and debugging, functional verification, code coverage, Formal proofs, and verification reports, and will guide more junior members of the Verification team. Based in Vancouver...
Design Verification Engineer System Verilog
Role: Design Verification Engineer System Verilog. Utilize hands-on experience in SystemVerilog, UVM, and Testbench development to facilitate the verification process. Conduct full-chip and SoC simulations to validate design functionality and performance. Demonstrate expertise in subsystem verificat...