Memory Subsystem RTL & Integration Engineer

A global technology leader in York Region is seeking a Memory Subsystem Design and Integration Engineer. In this full-time role, you will design and develop RTL for high-speed memory subsystems, collaborate with multiple teams, and resolve complex integration issues. The ideal candidate has experience with Verilog / System Verilog and a strong understanding of memory subsystems. AMD offers competitive pay and comprehensive benefits, reflecting skills and experience.

#J-18808-Ljbffr