- Search jobs
- Scarborough, ON
- low voltage technician
Low voltage technician Jobs in Scarborough, ON
- Promoted
Application Specific Integrated Circuit Design Engineer
Intelliswift - An LTTS CompanyMarkham, ON, CanadaPowerline Technician Foreman (Underground crew - Toronto Hydro)
Valard Group of CompaniesToronto, ON, CAIrrigation Technician
Clintar Commercial Outdoor ServicesPickering310T Apprentice - Field Service Technician
New FlyerToronto, ON, CA- Promoted
RQ08445 Specialized IT Consultant
Randstad CanadaNorth York, Ontario, CA- Promoted
310T Mechanic
Top Tempo TechnicalToronto, ON, Canada- Promoted
System-on-Chip Design Engineer
Intellectt IncMarkham, ON, Canada- Promoted
SoC Design Engineer
L&T Technology ServicesMarkham, ON, Canada- Promoted
Sales Regional Manager – Electricity / High Voltage field - Canada
ConfidentialToronto, ON, Canada- Promoted
Embedded Systems Engineer (Hardware)
Cence PowerMarkham, ON, CanadaContracts Director : Low-Rise Residential
MHB GroupToronto, OntarioHigh Voltage Electrical Technician
LTLToronto, CA- Promoted
Electrical Engineering Project Lead
TalentSphere Staffing SolutionsToronto, ON, CanadaAssistant Site Superintendent - Low-Rise
Minto GroupToronto, ON, CanadaLow Power Verification Engineer
Advanced Micro Devices, IncMARKHAM, Ontario, Canada- Promoted
Home Organization Support for Low-Income Families
freelance.caToronto, CanadaSatellite Tech for Starlink Installation Pros
WebProps.orgToronto, ON, CABAS Technician
hays-gcj-v4-pd-onlineMarkhamField Service Technician
Recruiting In MotionPickering, ONSenior service / programming Tech.
ACAIEastern Ontario Region.Application Specific Integrated Circuit Design Engineer
Intelliswift - An LTTS CompanyMarkham, ON, Canada- Full-time
Must Have skills : ASIC Implementation
Timing
Synopsys DC / Primetime
Scripting language, such as, TCL, Perl and / or Python
KEY RESPONSIBILITIES :
Developing block and SoC timing constraints, full chip STA setup and signoff of multi-corner multi-voltage designs.
Owning timing flow and execution to meet SoC timing requirements including timing budgeting, repeater planning, constraints / exceptions generation and management
Engaging closely with block and SoC design teams to understand the design requirements, STA constraints, and convergence challenges.
Engaging closely with physical implementation teams to ensure designs meet QoR and debug timing failures
PREFERRED EXPERIENCE :
10+ years of professional experience in ASIC implementation and CAD methodology, preferably experience closing timing of high performance designs.
Demonstrated ability in areas of ASIC STA constraints generation, timing analysis, timing convergence, and ECOs, at both block and full chip level, is a must
Implementation experience and knowledge handling multi-voltage design is expected. STA closure of low power and multi-power mode designs is an added advantage.
Expertise in industry standard ASIC EDA tools, including Synopsys DC and Primetime is required.
Proficiency in scripting language, such as, TCL, Perl and / or Python
Experience developing scripts to automate design flow, analysis
Hands-on experience with Physical Design implementation is a plus
Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams
Strong analytical / problem solving skills and pronounced attention to details.