SoC Design Engineer : Position Description
A design-focused ASIC engineer will :
- Perform logic design for the integration of cell libraries, functional units and sub-systems into SoC full chip designs
- Perform Register Transfer Level (RTL) design and simulation for SoCs
- Contribute to the development of multidimensional designs involving the layout of complex integrated circuits
- Perform all aspects of the SoC design flow from high-level design synthesis to place and route, timing and power to create a design database that is ready for manufacturing.
- Analyze equipment to establish operation infrastructure, conduct experimental tests, and evaluates results.
- May also review vendor capability to support development
Qualifications
We are looking for enthusiastic individuals with strong problem-solving abilities, excellent communication and a desire to learn.
Technically, a solid foundation of digital design (VHDL, Verilog) and object-oriented programming is desired.
Minimum Qualifications for junior positions :
- Strong debugging and problem-solving skills
- Excellent written and verbal communication skills
- Project-based teamwork experience
- Fundamental digital logic design skills
- Object-oriented programming experience
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent
Preferred Qualifications for junior positions :
- Linux experience
- Languages : C, C++, Python, Java, Verilog (or VHDL), SystemVerilog
- Verification methodologies : UVM, Formal Property Verification
Minimum Qualifications for senior positions :
- All minimum qualifications listed for junior positions
- Minimum of years of experience in ASIC / SoC design and / or verification environment
- Very strong debugging and problem-solving skills supported by relevant experience
- Digital logic design and implementation in advanced technology nodes
- Working experience in UVM environment
- Languages : C, C++, Python, Java, Verilog (or VHDL), SystemVerilog
Preferred Qualifications for senior positions :
- Leadership skills
- Familiarity with formal verification methods
- Familiarity with standard ASIC / SoC design flows including synthesis, DFT, STA, UPF, and ECO flows
- Experience in low-power design techniques
- Working knowledge of NVMe, PCIe, DDR and ARM standards
- Familiarity with big box emulation platforms
- Proven ability to architect and lead IP / SoC-level verification efforts
30+ days ago