Amd_video IP Design Verification Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.

Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges.

We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance

Video IP Design Verification Engineer

THE ROLE :

We, Video HW IP / Solution Group at AMD Markham site, are looking for a Video IP Design Verification Engineer who will work in an established IP team.

The role will require the candidate to initially acquire background knowledge of VCN IP core, test suite, and low power verification methodology.

Subsequently, the candidate will be responsible to develop additional functional and performance tests along with the corresponding design verification activities within IP delivery / SoC DV team.

In addition, the engineer will work with relevant FW developers to complete IP solution validation, regressions and provide verification consultation to different SoC teams.

THE PERSON :

Will collaborate with the Video IP development team and SoC teams to produce forward-thinking validation functionality for state of the art designs.

With your analytical mind, you will be problem-solving in a fast-paced work environment on multiple SoC projects. If you possess the ability to adapt quickly to rapid technology changes you will excel at AMD.

KEY RESPONSIBILITIES :

• Collaborate with global IP verification teams, firmware engineers on low power verification methodology, test-plans, regression and coverage.
• Create IP / SoC specific test plan related to verify the IP features, run simulations and regressions
• Develop or adapt test libraries, emulation model, and test cases from VCN IP environment to SoC environment.
• Develop System Verilog, C-model, and C++ bus functional models for specific features.
• Design and implement test benches in Verilog, C / C++.
• Develop or adapt, and verify IP performance tests, metrics.
• Work with SoC DV team to debug test failures at IP and chip level.

EXPERIENCE REQUIREMENTS :

• Proficient in SoC / IP verification, Simulation, low power verification and SoC verification flows.
• 8+ years of hands-on design verification experience in ASIC product development.
• Strong C / C++ development experience.
• Proficient in System Verilog, UVM test benches and scripting languages (csh, perl, Python, etc.).
• Proficient in SoC level coverage closure, test vectors generation and debugging, understanding of Synthesis, lint and CDC flows / tools.
• Need to mentor junior engineers and take IP leadership role within SoC groups.

ACADEMIC CREDENTIALS :

• BS degree in Electrical or Computer Engineering
• MS degree preferred

LI-PU1

LI-HYBRID

Benefits offered are described : AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.