RTL Design Engineer, Sr Staff

Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

Qualcomm is expanding its team in connectivity networking products engineering Team. We are looking for experienced SoC RTL design engineers to contribute to our next generation connectivity networking products. This is an incredible opportunity to be part of the AI revolution and contribute to the complete semiconductor development cycle, from concept to product.

The ideal candidate will have a strong and extensive background in RTL design across multiple projects. As an experienced RTL Design Engineer, you will work in SoC design and SOC-Subsystem design. You will be responsible for microarchitecture/RTL coding of the SOC/subsystems and create microarchitecture documents. You will work with verification teams on achieving the code & functional coverage. You will work with Physical design team to meet area, power and performance goals. You will support physical design teams, verification teams, software teams and FPGA teams to ensure high quality SoC and ensure successful tapeout. New Position.

Why Join Us?

• Work on cutting-edge SoC designs in advanced process nodes.

• Products purpose-built for AI datacenter scale out and scale up connectivity

• Work in a high-impact, fast-paced environment.

• Competitive compensation and career growth opportunities.

• Work alongside some of the best minds in the semiconductor industry.

What You'll Do

• Micro architect and RTL Design of SoC SubSystem/IP blocks

• Will develop UPF and run CLP checks

• Will be responsible for RTL quality checks - Lint/CDC/LEC

• Create appropriate documentation for hardware blocks

• Responsible for analyse / debug / fixing issues reported by verification team

• Will develop the synthesis constraints for the blocks / subsystem

• Work with SOC Architect/Leads to integrate the design, review/sign-off verification plan, DFT and PD implementation

What You'll Need

• Strong background with multi-year and multi-project experience in RTL SoC Design (Verilog/VHDL), and ASIC/FPGA debug methodologies

• Experience in SerDes PHY, DSP, and Analog mixed signal is desirable

• Knowledge in Ethernet and PCIe standards is desirable

• Test Plans & Verification: Proficient in reviewing high-level test plans and coverage metrics.

• Synthesis & Formal Verification: Expertise in Design Compiler Synthesis and formal verification using LEC.

• Timing Closure: Comprehensive understanding of timing closure.

• Post-Silicon Debug: Experience in post-silicon bring-up and debugging.

• Communication & Leadership: Team player with strong communication skills to ensure effective program execution.

It Would Be Amazing If You Had

• Architecture: Ability to develop architecture and micro-architecture based on specifications.

• Bus Protocols & Peripherals: Knowledge of bus protocols such as AHB, AXI, and peripherals like PCIe, USB, Ethernet, etc.

• Memory Controllers & Microprocessors: Experience with memory controller designs and microprocessors is an advantage.

• Chip IO Design: Knowledge of chip IO design and packaging is beneficial.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

.