ASIC Verification Engineer — SystemVerilog / UVM Pro

A leading design services company in Ottawa is seeking a Verification Engineer to push technological boundaries. The ideal candidate has experience in System Verilog, UVM, and programming skills in C and Python. You will develop verification plans, create testbenches, and collaborate with systems engineers. This position offers a dynamic work environment within a diverse team committed to innovation.

#J-18808-Ljbffr